In certain circumstances, an issue in Arm Cortex-A57, Cortex-A72 (revisions before r1p0), Cortex-A73 and Cortex-A75 may allow an adversary to gain a weak form of control over the victim's branch history.
oryginał ENCVSS:3.1/AV:L/AC:L/PR:N/UI:N/S:U/C:L/I:L/A:NArm Cortex A57
HWArmwszystkie wersjeArm Cortex A57 Firmware
OSArmwszystkie wersjeArm Cortex A72
HWArmwszystkie wersjeArm Cortex A72 Firmware
OSArmwszystkie wersjeArm Cortex A73
HWArmwszystkie wersjeArm Cortex A73 Firmware
OSArmwszystkie wersjeArm Cortex A75
HWArmwszystkie wersjeArm Cortex A75 Firmware
OSArmwszystkie wersje
Powiązane podatności
The AES instructions on the ARMv8 platform do not have an algorithm that is "intrinsically resistant" to side-...
Certain Arm Cortex and Neoverse processors through 2022-03-08 do not properly restrict cache speculation, aka ...
Spectre BHB is a variant of Spectre-v2 in which malicious code uses the shared branch history (stored in the C...
Potential speculative code store bypass in all supported CPU products, in conjunction with software vulnerabil...
Potential floating point value injection in all supported CPU products, in conjunction with software vulnerabi...