Page table walks conducted by the MMU during virtual to physical address translation leave a trace in the last level cache of modern AMD processors. By performing a side-channel attack on the MMU operations, it is possible to leak data and code pointers from JavaScript, breaking ASLR.
CVSS:3.0/AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:N/A:NAllwinner A64
HWAllwinnerall versionsAmd Athlon Ii 640 X4
HWAmdall versionsAmd E 350
HWAmdall versionsAmd Fx 8120 8 Core
HWAmdall versionsAmd Fx 8320 8 Core
HWAmdall versionsAmd Fx 8350 8 Core
HWAmdall versionsAmd Phenom 9550 4 Core
HWAmdall versionsIntel Atom C2750
HWIntelall versionsIntel Celeron N2840
HWIntelall versionsIntel Core I5 M480
HWIntelall versionsIntel Core I7 2620qm
HWIntelall versionsIntel Core I7 3632qm
HWIntelall versionsIntel Core I7 4500u
HWIntelall versionsIntel Core I7 6700k
HWIntelall versionsIntel Core I7 920
HWIntelall versionsIntel Xeon E3 1240 V5
HWIntelall versionsIntel Xeon E5 2658 V2
HWIntelall versionsNvidia Tegra K1 Cd570m A1
HWNvidiaall versionsNvidia Tegra K1 Cd580m A1
HWNvidiaall versionsSamsung Exynos 5800
HWSamsungall versions
Related vulnerabilities
Improper Input validation in firmware for some Intel(R) Converged Security and Management Engine before versio...
Use of out-of-range pointer offset in the BIOS firmware for some Intel(R) Processors may allow a privileged us...
Return of pointer value outside of expected range in the BIOS firmware for some Intel(R) Processors may allow ...
Out of bounds read in the firmware for some Intel(R) Processors may allow an authenticated user to potentially...
Incomplete cleanup in some Intel(R) VT-d products may allow an authenticated user to potentially enable escala...