The AES instructions on the ARMv8 platform do not have an algorithm that is "intrinsically resistant" to side-channel attacks. NOTE: the vendor reportedly offers the position "while power side channel attacks ... are possible, they are not directly caused by or related to the Arm architecture."
CVSS:3.1/AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:N/A:NArm Cortex A53
HWArmall versionsArm Cortex A53 Firmware
OSArmall versionsArm Cortex A55
HWArmall versionsArm Cortex A55 Firmware
OSArmall versionsArm Cortex A57
HWArmall versionsArm Cortex A57 Firmware
OSArmall versionsArm Cortex A72
HWArmall versionsArm Cortex A72 Firmware
OSArmall versionsArm Cortex A73
HWArmall versionsArm Cortex A73 Firmware
OSArmall versionsArm Cortex A75
HWArmall versionsArm Cortex A75 Firmware
OSArmall versionsArm Cortex A76
HWArmall versionsArm Cortex A76ae
HWArmall versionsArm Cortex A76ae Firmware
OSArmall versionsArm Cortex A76 Firmware
OSArmall versionsArm Cortex A77
HWArmall versionsArm Cortex A77 Firmware
OSArmall versionsArm Cortex A78
HWArmall versionsArm Cortex A78 Firmware
OSArmall versions
Related vulnerabilities
Arm Cortex/Neoverse: obejście ochrony Stage-2 przez Hardware Page Aggregation
In certain circumstances, an issue in Arm Cortex-A57, Cortex-A72 (revisions before r1p0), Cortex-A73 and Corte...
Cortex-A77 cores (r0p0 and r1p0) are affected by erratum 1508412 where software, under certain circumstances, ...
Certain Arm Cortex and Neoverse processors through 2022-03-08 do not properly restrict cache speculation, aka ...
Spectre BHB is a variant of Spectre-v2 in which malicious code uses the shared branch history (stored in the C...